Google Summer of Code (GSoC) 2020 - Report

https://s3-us-west-2.amazonaws.com/secure.notion-static.com/a26312c4-4956-44e2-bc9b-5b482f448f7f/op.png

Abstract

Making WARP-V compatible with OpenPiton (BYOC - Bring Your Own Core) framework.

WARP-V is an open-source and highly flexible and configurable CPU core with customizable ISA and pipelines written in the emerging “Transaction-Level” modeling. OpenPiton is an open-source, general-purpose, multi-threaded manycore framework for heterogeneous architecture research. This project aims to evolve WARP-V further by adding necessary support for memory, microarchitecture extensions etc., and make it RISC-V Linux compatible and then integrate it with the OpenPiton-derived Bring Your Own Core (BYOC) Framework. This would open the doors for the first Linux-capable processor based on TL-Verilog and easy scaling to multicore heterogeneous implementation with OpenPiton.

Mentors

Student

Shivam Mahesh Potdar

Senior Year EE Undergraduate

National Institute of Technology Karnataka, India

Repositories Involved

https://s3-us-west-2.amazonaws.com/secure.notion-static.com/dcfb2554-fb7e-45e3-a66e-03a530e2154c/WARP-V-removebg-preview.png

stevehoover/warp-v

https://s3-us-west-2.amazonaws.com/secure.notion-static.com/293cc1d4-6d9f-4998-bf6f-8ad7f08765d4/Untitled.png

bring-your-own-core/byoc

Overview of Work Done

WARP-V Related

Upgrade WARP-V from RV32I to RV32IM[A]

Formal Verification with M Extension